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Comparative Analysis of Projected Tunnel and 
CMOS Transistors for Different Logic Application 
Areas 
Abstract— In this paper five projected tunnel transistor 
(TFET) technologies are evaluated and compared with MOSFET 
and FinFET transistors for high performance low power 
objectives. The scope of this benchmarking exercise is broader 
than that of previous studies in that it seeks solutions to different 
identified limitations. The power and energy of the technologies 
are evaluated and compared assuming given operating frequency 
targets. The results clearly show how the power/energy 
advantages of TFET devices are heavily dependent on required 
operating frequency, switching activity and logic depth, 
suggesting that architectural aspects should be taken into account 
in benchmarking experiments. Two of the TFET technologies 
analyzed prove to be very promising for different operating 
frequency ranges and, therefore, for different application areas. 
Keywords— Tunnel transistors, Steep subthreshold slope, 
Low power, Energy efficiency, Low supply voltage. 
I. INTRODUCTION 
The physical limit of the minimum subthreshold slope (SS) of 
CMOS technologies (SS>60mV/dec) makes it impossible to 
achieve efficient trade-offs between low threshold voltages 
and acceptable leakage currents that could allow reducing 
supply voltage without degrading circuit speed. Thereby, this 
translates into power density problems for high performance 
applications requiring nominal supply voltages and energy 
inefficiency in low voltage applications, where increased long 
time delays raise leakage current energy so much that any 
advantages obtained by scaling dynamic power with supply 
voltage are cancelled out. In this context, intensive research is 
being conducted into devices with steeper subthreshold slopes 
(SS<60mV/dec) by which low voltage operation at acceptable 
speeds can be achieved including significant power and energy 
savings. Tunnel transistors are one of the most attractive steep 
subthreshold slope devices [1]-[4]. Recently, in [5], 
benchmarking of many beyond-CMOS devices reinforces that 
TFETs are the leading low-power devices.  
Although the limited ON current of these devices is one of 
their main causes for concern, TFETs with improved ON 
currents around 1900μA per micrometer of channel width with 
a supply voltage of 0.4V have been projected [6]. Moreover, 
band-to-band tunnel field-effect transistors based on two-
dimensional transition metal dichalcogenide semiconductors, 
with an average SS of 31.1mV/dec for four decades of drain 
current, at a supply-voltage of  VDD=0.1V at room temperature 
have been recently reported in [7].  
Emerging devices need to be evaluated at circuit level for a 
number of reasons and different remarkable benchmarking 
experiments comparing different emerging devices have been 
carried out [5], [8]. Benchmarking is necessary to evaluate 
gains over CMOS and, thereby, identify the devices which are 
the most promising candidates for replacing or complementing 
CMOS under different metrics or in different application 
areas. Several works have shown that TFETs offer significant 
power and energy reductions [9]-[13]. Many of them have 
compared realizations of a given circuit implemented with 
TFETs with its CMOS counterpart at a nominal supply 
voltage, often producing application-dependent figures of 
merit. Others have evaluated the impact of reducing supply 
voltage in CMOS too, comparing a single TFET with a single 
CMOS. It would be very interesting, however, to make a 
broader comparison, taking into account not only different 
application scenarios (high performance, low stand-by power, 
…), but also CMOS devices targeting different objectives 
(HP, LP), operated at nominal and reduced supply voltages, 
and different TFET devices.  
In [14] we reported a preliminary work in which power versus 
frequency curves were built and compared for several TFET 
and CMOS technologies at different supply voltages. In this 
paper we present a considerably more comprehensive, in-
depth and complete evaluation and comparison, redressing 
some of the limitations of our previous work. More TFET 
devices and benchmark circuits have also been included since 
TFETs can be designed for different targets of OFF current 
(IOFF) and ON current (ION) which translates in different 
performance in terms of speed, power and energy. 
Many earlier comparative studies relied on analytical 
expressions to calculate delay and power from a reduced set of 
technological parameters like ION, IOFF, input capacitance and 
supply voltage. However, several recent papers have 
illustrated the great impact of certain features specific to TFET 
transistors, such as super-linear onset, unidirectional 
conductance, enhanced Miller Capacitance and dominant gate 
to drain capacitance during performance [15]-[18]. To take 
these features into account, we carried out an evaluation-based 
simulation, carefully choosing the characterized circuits and 
completing the typical fan-out of 4 (FO4) inverter analysis 
with more complex circuits.  
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The technologies were evaluated and compared assuming 
given operating frequency targets. We believe that this 
provides a clearer picture than the energy versus delay or 
power versus frequency (at a given supply voltage) curves 
shown in other papers [12]. Architectural aspects like logic 
depth were also included in the study, as suggested by the 
results reported in [19].  
The paper is structured as follows. Section II describes the 
experiments we carried out. The results obtained for the FO4 
inverter are shown and discussed in Section III. Section IV 
analyzes the results obtained for more complex gates in order 
to explore the impact of the fan-in. 8-bit adders are evaluated 
and compared in Section V, and finally some conclusions are 
presented in Section VI. 
II. EXPERIMENT DESCRIPTION 
A. Transistors 
TFET devices can be designed for different targets of IOFF, and 
ION. Several contributions [5], [12] report results for a set of 
TFETs exhibiting distinct performance in terms of speed, 
power and energy. This motivates the inclusion in our work of 
different types of TFETs. Those public models available in the 
NANOHUB website [20] satisfy these criteria. 
Five different tunnel transistor models were used in this work. 
Two of them were derived by Pennsylvania State University 
(PSU) [21] and the other three by Notre Dame University [22] 
(ND), [23]. The TFETs from PSU were look-up table based 
Verilog-A models for III-V interband TFETs based on 
calibrated Synopsys TCAD device simulations. Models with 
gate lengths of 20nm are available for both a double gate InAs 
Homojunction TFET (PSUHOMO) and a double gate GaSb-InAs 
Heterojunction TFET (PSUHETE). The TFET models from ND 
were based on the Kane-Sze formula for tunneling. In this 
work, we used models for a planar double-gate InAs TFET 
(NDHOMO), a double gate AlGaSb/InAs TFET (NDHETE,1) and a 
single gate GaN/InN TFET (NDHETE,2).  
Four different CMOS transistors were also evaluated for 
comparison purposes, all of them predictive models obtained 
from the PTM web page [24]. The ones selected were those 
with channel lengths similar to the available TFETs, namely: 
22nm MOSFET devices for both high performance 
(MOSFETHP, nominal VDD=0.8V) and low power 
(MOSFETLP, nominal VDD=0.95V) applications, and 20nm 
FinFET transistors for HP (FinFETHP, nominal VDD=0.9V) and 
low stand-by power (FinFETLP, nominal VDD=0.9V). 
Table I summarizes IOFF, ION and I60 [25] for the n-type 
transistors from each of these technologies. From Table I it 
can be inferred that NDHETE,1 is suitable for those scenarios in 
which static power is dominant (low frequencies). On the 
other hand, PSUHETE exhibits the largest ION, thus being the 
best option for high-speed applications. Experiments described 
below provide a more accurate evaluation in terms of selected 
target operation frequencies, using VDD as a design parameter. 
B. Circuits and measurements 
Fig. 1a shows the circuit we used to evaluate the FO4 inverter 
performance. Note that an intermediate inverter (in blue) was 
evaluated. The importance of taking into account non-ideal 
inputs in order to evaluate actual performance is well known.  
The results are very different if the first stage (in red) is used. 
In [18] these differences were studied with regard to delay and 
power in TFET inverters. Their effect on supply voltages 
differs considerably for each technology, and this impacts not 
only the absolute values obtained for selected figures of merit, 
but also the comparison itself. Note that the simple analytical 
models used for evaluation did not take into account the effect 
of non-ideal inputs. 
Fig. 1b shows the circuit used to evaluate and compare logic 
gates with different fan-ins. An inverter, a two-input NAND 
gate (NAND2) and a three-input NAND gate (NAND3) were 
evaluated (in blue). Note that, again, the gates being tested 
were loaded with four minimum inverters and their inputs 
were not ideal but generated with chains of inverters. 
TABLE I.  TRANSISTOR CHARACTERIZATION 
 IOFF 
Nom.VDD 
[nA/m] 
ION 
Nom.VDD 
A/m] 
IOFF 
VDD=0.5V 
[nA/m] 
ION 
VDD=0.5V 
A/m] 
IOFF 
VDD=0.3V 
[nA/m] 
ION 
VDD=0.3V 
A/m] 
PSUHOMO 
 
1.5 140 1.2 32 
NDHOMO 0.3 74 0.4 14 
PSUHETE 8 606 6 206 
NDHETE, 1 0.001 70 0.001 24 
NDHETE, 2 9 183 9 83 
MOSFETHP 121 1382 17 311 5 7 
MOSFETLP 0.03 599 0.004 1.5 0.002 0.005 
FinFETHP 99 1240 37 379 22 74 
FinFETLP 0.1 722 0.04 82 0.02 0.6 
 
I60 
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Fig. 1 (a) Circuit used to evaluate the performance of the FO4 inverter, (b) 
Logic gates with different fan ins. (c) Logic diagram of one of the full-
adders (FA) of an 8-bit ripple-carry adder (RCA). 
  
A circuit level benchmark was also included, to take into 
account some issues which had not appeared in previous 
experiments but which could have an impact on speed or 
power. These phenomena included glitches due to the 
propagation of signals through paths with different delays, 
leading to extra power, and sustained noise voltage pulses due 
to capacitive coupling and the asymmetric conduction 
exhibited by TFET devices, leading to delay degradation [16] 
[26]. An 8-bit ripple carry adder (RCA) was chosen for this 
circuit level analysis. An RCA is built by interconnecting full-
adders (FA). Fig. 1c shows the logic diagram we used for the 
FA. Note that it comprises inverters and NAND gates. 
 
Transistor sizing 
In all the benchmarking circuits, transistors were sized using a 
minimum gate length. In each case, the n-type transistor width 
was also the minimum allowable (one finger for the FinFETs). 
MOSFET p-type transistors were widened (to twice the 
minimum value) to compensate for mobility differences. 
Minimum p-type TFET transistors were used because the 
models already assumed identical drive-on currents for both 
types of transistors.  
Applying the typical scaling rule, the n-type transistors in the 
NAND2 and NAND3 gates were doubled and tripled in width 
respectively to maintain similar rise and fall characteristics in 
all the technologies except for the FinFET circuits, where a 
single finger was used for all the gates. 
 
Measurements 
The benchmarking circuits were characterized in terms of 
delay and power by simulation at different supply voltages 
(VDD from 0.05V to 1V with a voltage step equal to 0.05V), in 
order to take into account the impact of the transistors’ 
distinctive characteristics on performance, as mentioned 
above. For each circuit and technology, the minimum 
allowable VDD was determined as the minimum supply voltage 
at which correct functionality could be observed with 
maximum logic swing degradation of 10%. 
Worst case high-to-low and low-to-high propagation delays 
were measured (at VDD/2) for the gates and the RCA. As a 
figure of merit, we used the average value for these delays. 
Average power was evaluated at different operating 
frequencies, switching activities (α) and logic depths (LD) for 
each of the gates under characterization. Average power for 
the RCA was measured by applying 100 random input 
combinations at different frequencies. 
The technologies were evaluated and compared assuming 
given target operating frequencies. That is to say, average 
power and average energy per operation were compared using 
the minimum VDD required to operate at each target frequency 
(fTG). This VDD value could be different for each technology. 
13 target frequencies were selected, from 2KHz to 6GHz. For 
the gate-level experiments, it was assumed that they were 
being conducted within a logic network with a given LD.  
III. FO4 INVERTER RESULTS 
Fig. 2 shows the power versus frequency curves for LD=50 
and α=0.1 (with a switching activity of 10%), with logarithmic 
scales applied to both axes. For each target operating 
frequency, we evaluated the minimum VDD at which fMAX>fTG, 
where fMAX=1/(LD·ΔFO4(VDD)) is the maximum achievable 
frequency for certain values of LD, and the delay of a 
minimum VDD-dependent FO4 inverter, ΔFO4. The results were 
normalized with respect to MOSFETHP, the negative values 
thus corresponding to technologies displaying better 
performance than MOSFETHP. Note that some technologies 
were not able to achieve the larger frequency targets.  
For low frequencies and switching actives (i.e. fTG<10MHz), 
NDHETE,1 clearly had the best performance, as expected from 
Table I. At these frequencies, static and dynamic dissipations 
were similar in all the technologies, but static power in 
NDHETE,1 was around three orders of magnitude smaller than in 
the others, resulting in a significantly lower total power 
performance. Note from Table I that IOFF differences between 
NDHETE,1 and MOSFTELP or FinFETLP devices were not so 
significant (around one order of magnitude in the worst case) 
when compared at the same VDD. However, our results show 
more important improvements because, for low frequencies, 
NDHETE,1 required lower VDD values than LP CMOS 
technologies. This was the only TFET technology to achieve 
power savings at very low frequencies. The other four TFETs 
analyzed obtained worse power results than MOSFETLP and 
FinFETLP at the smallest frequency target.  
When the operating frequency was increased (fTG≥100MHz), 
PSUHETE was the most power-efficient technology, since it 
could operate with smaller VDD values than the others 
(VDD=0.2V @1GHz versus VDD=0.45V for NDHETE,2 and 
VDD=0.55V for MOSFETHP at the same frequency). Although 
these results could have been predicted from Table I, now we 
can accurately define the frequency range in which PSUHETE is 
competitive. PSUHETE consumed more power than MOSFETHP 
at 2GHz and could not achieve the 3 GHz target. PSUHETE was 
the only technology that could compete with MOSFETHP for 
target frequencies over 200MHz. The five TFET technologies 
were competitive with respect to both LP CMOS technologies 
(FinFETLP and MOSFETLP) over that frequency. 
The impact of the variation of LD is shown in Fig. 3a, where 
this parameter is halved with regard to Fig. 2. A reduction in 
LD implies that the minimum VDD at which correct operation 
is possible (at a certain frequency) can be decreased (thereby 
also lowering power consumption). This results in larger 
maximum frequencies up to which power performance is 
better than for MOSFETHP (fEFF).  This effect is more 
significant for TFET than for the MOSFET and FinFET 
technologies. In PSUHETE, for instance, the frequency is shifted 
up from 1.8GHz (marked with an arrow in Fig. 2) to 3.7GHz. 
On the other hand, in CMOS technologies fEFF does not vary 
significantly with LD (fEFF≈2MHz for MOSFETLP and 
FinFETLP) because for such low frequencies their minimum 
VDD cannot be reduced when LD decreases, and power 
performance cannot therefore be improved. 
The effect of changes in α is illustrated in Fig. 3b, where this 
value is reduced to 0.01 (LD=25, as in Fig. 3a). Static power 
contribution to total power is significant up to higher 
frequencies for lower values of α. In this scenario, the most 
notable power reductions in comparison to MOSFETHP were 
observed in MOSFETLP and FinFETLP, which, with static 
powers approximately one order of magnitude lower, became 
  
more efficient up to around fEFF≈100MHz 
(fEFF≈2MHz@α=0.1). In the TFETs, the frequency up to 
which NDHETE,1 was the best increased, rising from 10MHz 
(α=0.1) to 100MHz (α=0.01), as can be seen in Fig. 3b. 
Fig. 3c shows the results for the experiment in Fig. 3a 
(LD=25, α=0.1), when the minimum explored VDD (VDD,MIN) 
was raised from 0.05V to 0.25V to take into account the 
possible practical limitations of lowering supply voltage so 
much, especially in terms of variability issues [27]. The 
significant differences between Fig. 3a and Fig. 3c are not 
qualitative but quantitative. For example, the power savings in 
MOSFETLP improved with respect to MOSFETHP at the 
lowest frequency target. The relative order of NDHOMO and 
PSUHOMO, and also of MOSFETLP and FinFETLP, was 
interchanged at that frequency. In general, these quantitative 
changes were seen at the lower frequencies for which 
operation with a VDD of under 0.25V was possible. The 
exception was PSUHETE. For this technology, differences were 
observed up to higher frequencies. Power savings fell for the 
intermediate target frequencies (from tenths of kilohertz to 
around 1GHz) that can be achieved with supply voltages of 
under 0.25V with these transistors.  
We next evaluated power consumption versus frequency for 
three values of α (0.01, 0.1, 0.5) and two of LD (25, 50). For 
each frequency, LD and α, we chose the most power efficient 
technology and normalized it with respect to the best CMOS 
(MOSFET/FinFET) technology. The results are summarized 
in Table II. In each cell, the first row reports the technology 
which achieved the lowest power among the nine we analyzed 
(“Best tech.”). The second row shows the CMOS technology 
with the best power result (“Best CMOS tech.”). The third row 
reports the power consumed by “Best tech.” normalized with 
respect to “Best CMOS tech.”. Note that, as in Fig. 2, none of 
the technologies worked for LD=50 and fTG>3GHz. 
It is clear from the table that the power advantages of TFET 
devices depend heavily on required operating frequency, 
switching activity and logic depth. (fTG, LD, α) combinations 
were identified for which no TFET was competitive (the cells 
with MOSFETHP as the “Best tech.”).  
The range of normalized power (or power ratio) values 
obtained was very wide. NDHETE,1 had the lowest power 
consumption ratio (0.0010) with respect to MOSFETLP (at 
fTG=1MHz and LD=50, α=0.01, marked in blue). This means 
that NDHETE,1 power was 0.1% of the best CMOS power, 
representing a power saving of 99.9%, that is, NDHETE,1 power 
1000 times smaller than the best CMOS power. In general, 
very low ratios were also observed for this technology at low 
frequencies (reductions of over one order of magnitude in all 
cases and of over two orders of magnitude in many cases). 
This is explained by the technology’s ultra-low off state 
current (static power). 
The best case in which PSUHETE was better than MOSFETHP 
gave a power ratio of 2.8% (fTG=20MHz and LD=25, α=0.5, 
marked in green).  The worst case in which PSUHETE was 
better than MOSFETHP gave a power ratio of 98% (fTG=2GHz 
and LD=50, α=0.01, marked in red). That is to say, the values 
varied widely depending on frequency, LD and α. From 
fTG=2GHz upwards, MOSFETHP began to be the most efficient 
node. In no case were the homojunction transistors the most 
competitive.  
It was also observed, as described above (Fig. 3a), that the 
frequency values at which the same normalized power was 
achieved in comparison with CMOS nodes were larger for 
LD=25 than for LD=50. As a case example, for NDHETE,1 
normalized power values (with respect to FinFETLP) around 
 
Fig. 2 Power versus frequency curves for LD=50 and α=0.1  
 
Fig. 3 Impact of LD and α variations in power versus frequency curves. (a) 
LD=25 and α=0.1. (b) LD=25 and α=0.01. (c) LD=25, α=0.1 and 
VDD,MIN=0.25V. 
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3% are obtained at 20MHz and 10MHz for LD=25 and 
LD=50, respectively (with α=0.01). 
On the other hand, for the same fTG, normalized power was 
equal or better for the lowest LD. Improvements were greater 
for higher frequencies.  At fTG=1GHz and α=0.1, for example, 
the normalized power of PSUHETE compared to MOSFETHP 
was over twice as small for LD=25 (0.1094) than for LD=50 
(0.2312). And for fTG=2GHz, α=0.01, it was more than four 
times smaller. For both technologies, power fell when LD was 
decreased from 50 to 25 since the VDD required to operate at a 
given frequency decreases when the logic paths for signal 
propagation are shortened (smaller LD). The results therefore 
show that the amount by which power is reduced is larger for 
PSUHETE than for MOSFETHP. This is due to the different 
delay versus VDD behaviors shown by TFETs and CMOS. 
In TFETs there is a larger, flat region in which delay slightly 
increases with VDD reduction. The reduction in VDD achieved 
by changing from LD=50 to LD=25 is larger for PSUHETE than 
for MOSFETHP. This illustrates the limitations of 
benchmarking by simply comparing the performance of FO4 
inverters or using a fixed LD value, and suggests that 
evaluation experiments should ideally take into account 
architectural aspects (like LD). In other words, different 
architectural options may be more appropriate for different 
technologies. With regard to the LD parameter, for example, 
LD=25 can be interpreted as a two-stage pipelined 
implementation of an original circuit with LD=50 (assuming 
ideal pipeline registers). In this scenario, our results show that 
pipelining to reduce power consumption is more efficient for 
the TFET technology than for CMOS. We compared power 
for both LD values in each technology. For PSUHETE, power 
with LD=25 was 13% of power with LD=50, and for 
MOSFETHP it was 65%. The significantly larger saving shown 
by PSUHETE suggests that pipelining can be an efficient 
technique for obtaining power and energy savings, (more 
remarkable for TFETs than for CMOS) even taking into 
account the power overheads associated with its registers.  
Finally, it should be noted that FinFETHP did not emerge as 
“Best CMOS Tech” in any of the cases analyzed. This, 
however, should not be interpreted as an indication that this 
technology is not competitive with respect to MOSFETHP, but 
as the result of the sizing selected for the experiment, which 
produced larger capacitance for the FinFET technologies. This 
will be clarified in the next section, where more complex gates 
and functional circuits are analyzed. In spite of the sizing 
strategy, in Table II FinFETLP still appears as the best CMOS 
TABLE II.  NORMALIZED POWER VERSUS fTG FOR SELECTED (LD,α) PAIRS 
fTG (MHz) 
(LD,α) 
(25,0.01) (25,0.1) (25,0.5) (50,0.01) (50,0.1) (50,0.5) 
0.002 
NDHETE,1 NDHETE,1 NDHETE,1 NDHETE,1 NDHETE,1 NDHETE,1 
FinFETLP FinFETLP FinFETLP FinFETLP FinFETLP FinFETLP 
0.0010 0.0113 0.0188 0.0010 0.0113 0.0188 
2 
NDHETE,1 NDHETE,1 NDHETE,1 NDHETE,1 NDHETE,1 NDHETE,1 
MOSFETLP FinFETLP MOSFETHP FinFETLP FinFETLP MOSFETHP 
0.0068 0.0109 0.0311 0.0259 0.0431 0.0727 
10 
NDHETE,1 NDHETE,1 PSUHETE NDHETE,1 NDHETE,1 PSUHETE 
FinFETLP MOSFETHP MOSFETHP FinFETLP MOSFETHP MOSFETHP 
0.0294 0.0455 0.0396 0.0294 0.0455 0.0396 
20 
NDHETE,1 PSUHETE PSUHETE NDHETE,1 NDHETE,2 NDHETE,2 
FinFETLP MOSFETHP MOSFETHP FinFETLP MOSFETHP MOSFETHP 
0.0316 0.0612 0.0280 0.0543 0.0650 0.0410 
100 
NDHETE,1 PSUHETE PSUHETE PSUHETE PSUHETE PSUHETE 
MOSFETLP MOSFETHP FinFETHP FinFETLP MOSFETHP MOSFETHP 
0.0860 0.0573 0.0488 0.1059 0.0428 0.0336 
200-(1000) 
PSUHETE PSUHETE PSUHETE PSUHETE PSUHETE PSUHETE 
MOSFETHP MOSFETHP MOSFETHP MOSFETHP MOSFETHP MOSFETHP 
0.0613-(0.1017) 0.0377-(0.1094) 0.0323-(0.1104) 0.1201-(0.1802) 0.0920-(0.2312) 0.0855-(0.2390) 
2000 
PSUHETE PSUHETE PSUHETE PSUHETE MOSFETHP MOSFETHP 
MOSFETHP MOSFETHP MOSFETHP MOSFETHP MOSFETHP MOSFETHP 
0.2024 0.2358 0.2398 0.9755 1 1 
3000 
PSUHETE PSUHETE PSUHETE MOSFETHP MOSFETHP MOSFETHP 
MOSFETHP MOSFETHP MOSFETHP MOSFETHP MOSFETHP MOSFETHP 
0.4369 0.5694 0.5863 1 1 1 
4000-6000 
MOSFETHP MOSFETHP MOSFETHP --- --- --- 
MOSFETHP MOSFETHP MOSFETHP --- --- --- 
1 1 1 --- --- --- 
       
  
technology for the lowest frequency targets (see Fig. 2 and 
Fig. 3), since in these cases power is not dominated by the 
charging and discharging of transistor capacitance.  
Average energy per operation (E) versus frequency curves in 
the FO4 inverter are shown in Fig. 4 for LD=50 and α=0.1. 
Energy was calculated as E=P/f, using the minimum VDD 
required to operate at such a frequency. No explicit general 
comments on these figures are made because the conclusions 
drawn regarding power performance also apply to energy. Our 
interest here is in analyzing the minimum energy point. It can 
be observed that TFET inverters have smaller minimum 
energy values than CMOS inverters. In particular, NDHETE,1, 
the best one, has values around 1.6 orders of magnitude lower 
than its best CMOS counterpart (MOSFETHP  in this case). 
Unlike energy versus VDD, which is usually used, this 
representation also makes it possible to evaluate the energy-
speed tradeoff achieved by each technology. The minimum 
energy points of all the TEFTs except PSUHETE were obtained 
at frequencies lower than in HP CMOS, although slightly 
higher than in LP CMOS. In fact, the only TFET technology 
to show an advantage in terms of E/f (a figure of merit for 
estimating energy-speed tradeoff) was PSUHETE. The minimum 
energy for each technological node does not necessarily 
correspond to the lowest VDD. The critical VDD value for 
minimum energy (VDD,OPT) is much lower in TFET than in 
MOSFET/FinFET because the on/off current ratio in tunnel 
technologies is larger (the SS is steeper), as corroborated in 
previous works [19], [13], [27]. 
The impact of LD and α on energy performance is illustrated 
in Fig. 5. In Fig. 5a, LD was reduced to 25, without 
significantly modifying the energy curves but with slight 
differences in the frequency at which minimum energy was 
achieved. On the other hand, a downward shift in energy was 
seen when the switching activity factor was decreased by 10, 
as shown in Fig. 5b for α=0.01. Note that LD was only 
multiplied by 2 (the doubling frequency for a given VDD), 
which explains the more notable impact of the variation in α 
with respect to the experiment in which LD was varied. We 
also found that energy is also impacted by VDD,MIN. The 
advantages of NDHETE,1 with respect to CMOS in terms of 
minimum energy, for example, dropped to around one order of 
magnitude for VDD,MIN =0.15.  
IV. FAN-IN EXPERIMENT RESULTS 
This Section analyzes the performances of more complex 
gates. More specifically, the inverter is compared to the 
NAND2 and NAND3 gates as a case study. The test bench for 
this experiment is shown in Fig. 1b.  
The experiment shown in Table II in Section III was repeated 
for all three gates. That is to say, for each frequency, LD and 
α, we chose the technology with the best power consumption 
and normalized its average measured power with respect to the 
best MOSFET/FinFET technology result. The best technology 
(“Best tech.”) and CMOS technologies (“Best CMOS tech.”) 
at each target frequency are shown in Table III for one of the 
LD and α combinations (LD=25, α=0.1). The regions in which 
MOSFETLP or FinFETLP are the “Best CMOS tech.” (low 
frequencies) are distinguished from those in which 
MOSFETHP/FinFETHP are the most efficient by a bold line. 
Note that, unlike in the previous Section, FinFETHP now 
appears as the “Best CMOS tech.” for several target 
frequencies of NAND2 and NAND3. The benefits of the 
FinFETHP technology could not be shown in the inverter 
experiment described in Section III, but now, with more 
complex gates, they could. The border frequencies obtained 
between regions increased with fan-in. Note the clear 
correspondence between the regions described above and the 
frequency ranges at which NDHETE,1 and PSUHETE (highlighted 
in Table III) are the best “Best tech.”.  
Care should be taken when comparing the normalized power 
results obtained for the different gates (the third row in each 
cell) because in many cases the comparison would be between 
data corresponding to different technologies and, moreover, 
normalized with respect to different CMOS technologies. 
However, it is still interesting to look at the results obtained 
for NAND2 and NAND3 in those cases in which “Best CMOS 
tech.” and “Best tech.” match each other. Two different 
 
Fig. 4 Energy versus frequency curves for LD=50 and α=0.1. 
 
Fig. 5 Impact of LD and α on energy versus frequency curves. (a) LD=25, 
α=0.1. (b) LD=50, α=0.01. 
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behaviors can be observed. For low frequencies, between 
1MHz and 20MHz (FinFETLP as “Best CMOS tech.” and 
NDHETE1 as “Best tech.”), normalized power is smaller in 
NAND3 than in NAND2. At these frequencies, the 
contribution of static power due to leakage currents dominates 
in NDHETE,1 and, so, advantages in terms of the stack factor 
could be better in this technology than in FinFETLP. This was 
also reported in [28]. For high frequencies between 1GHz and 
4GHz (FinFETHP as “Best CMOS tech.” and PSUHETE as “Best 
tech.”), the opposite behavior is observed. That is, the 
normalized power of TFET is higher in NAND3 than in 
NAND2. In this case, dynamic power dominates and the 
results obtained can be put down to the sizing strategy, with 
pull-down transistors that are wider in the TFET NAND3 with 
respect to NAND2 but identical in the FinFET gates. When 
PSUHETE power is normalized with respect to MOSFETHP, the 
results for both gates are much more similar. 
Finally, note that there are differences between the results 
reported for the inverter in Section III and those reported in 
this experiment. Advantages of PSUHETE can now be observed 
up to frequencies at which it was not previously competitive. 
These dissimilarities are caused by the different circuits used 
to drive the gate under characterization. Input is now produced 
by a fan-out 1 inverter, whereas in the experiment described in 
Section III a fan-out 4 inverter was used. This confirms that 
benchmarking experiments are also heavily dependent on 
selected input waveforms, as discussed above. It also justifies 
the circuit level evaluation experiment described in Section V 
and the aforementioned study of how the different features of 
TFET devices impact circuit operation. 
V. CARRY PROPAGATION ADDER RESULTS 
Table IV summarizes the power results for the 8-bit RCA 
adders implemented with the four CMOS transistors and the 
three heterojunction TFET technologies. The homojunction 
TFETs are omitted, since they were not shown to be 
competitive in any of the comparisons carried out at gate level 
in the previous sections. The best CMOS and best TFET 
results for each frequency are shown in bold type. 
Note that the results obtained agree with those obtained at gate 
level. For each of the moderate frequency targets explored, the 
most competitive power solution corresponded to a TFET 
technology, with large power and energy savings being 
achieved in all cases. The ratio between the smallest power 
achieved with TFET technologies and the smallest power 
obtained with CMOS transistors was evaluated and is shown 
in the last row in Table IV. Power reductions ranged from 
92% (1GHz) to 97% (1MHz), although they did not decrease 
monotonically with frequency. Again, this can be explained by 
the different delay versus VDD behavior shown by the TFET 
and CMOS transistors and by experimental discretization.  
Normalized power values for NAND2 (NAND3) in Table III 
(up to 1GHz) were between 0.02 and 0.12 (0.01 and 0.29), and 
slightly smaller for the RCA (between 0.03 and 0.08). 
However, it should be noted that, in this experiment, LD and α 
were different. That is to say, the power savings obtained for 
the benchmark at circuit level were larger than those obtained 
in the gate level experiment with LD=25 and α =0.1. 
It is also interesting to compare the last two columns of Table 
IV. For all the CMOS transistors, power at 0.5GHz is less than 
three times smaller than power at 1GHz. Assuming dynamic 
power dominates at these frequencies, and that power halves 
when the circuit is operated two times more slowly, the 
additional power savings stem from supply voltage reductions 
associated with smaller frequency targets. For TFET 
transistors, the reduction factor is over 4 (4.40 for NDHETE,1, 6 
for NDHETE,2 and 5.3 for PSUHETE). Power savings associated 
with supply voltage reduction are therefore larger for TFETs, 
and when frequency targets are relaxed, supply voltage 
reductions supported by TFETs, are larger than in CMOS. 
This fully concurs with the results described at gate level, and 
may be specifically related to our analysis of the impact of 
logic depth when comparing power and energy advantages. 
Experiments carried out at circuit level also show that the 
impact of techniques to improve throughput used for power 
optimization is larger in TFET technologies. From this 
perspective, these results show that the power benefits that can 
be obtained by using parallelism in the implementation of the 
TABLE III.  NORMALIZED POWER OF THE BEST TFET FOR EACH TARGET 
FREQUENCY WITH RESPECT TO THE BEST CMOS (LD=25, α=0.1) 
Gate INV NAND2 NAND3 
fTG(MHz) 
Best tech. 
Best CMOS tech. 
Best tech. 
Best CMOS tech. 
Best tech. 
Best CMOS tech. 
0.002 
NDHETE,1 
MOSFETLP 
NDHETE,1 
FinFETLP 
NDHETE,1 
MOSFETLP 
0.0192 0.0167 0.0137 
10 
NDHETE,1 
FinFETLP 
NDHETE,1 
FinFETLP 
NDHETE,1 
FinFETLP 
0.1121 0.1178 0.0440 
20 
PSUHOMO 
MOSFETHP 
NDHETE,1 
FinFETLP 
NDHETE,1 
FinFETLP 
0.0679 0.0810 0.0515 
100 
PSUHETE 
MOSFETHP 
PSUHETE 
FinFETLP 
NDHETE,1 
FinFETLP 
0.1053 0.0702 0.0973 
1000 
PSUHETE 
MOSFETHP 
PSUHETE 
FinFETHP 
PSUHETE 
FinFETLP 
0.0924 0.0707 0.2886 
2000-(6000) 
PSUHETE 
MOSFETHP 
PSUHETE 
FinFETHP 
PSUHETE 
FinFETHP 
0.1313-(0.2630) 0.1169-(0.5487) 0.3169-(0.9113) 
TABLE IV.  MEASURED POWER CONSUMPTION FOR THE 8-BIT RCA  
 Power (nW)  
Target frequency (MHz) 
Technology 0.1 1 10 100 500 1000 
MOSFETLP 0.1 1.41 19.4 307 2010 5120 
MOSFETHP 0.7 0.85 9.6 113 650 1580 
FinFETLP 0.048 0.67 11.7 154 1168 2890 
FinFETHP 9.96 10.1 11 68.9 365 1020 
NDHETE,1 0.002 0.02 0.69 15.6 524 2310 
NDHETE,2 0.64 0.66 0.85 2.76 109 658 
PSUHETE 1.30 1.34 1.63 4.36 15.9 84 
Norm. power 0.04 0.03 0.07 0.04 0.04 0.08 
  
adder with a throughput target of 1GHz (each individual copy 
operating at 0.5GHz) are larger in TFET than in CMOS. They 
also seem to indicate that evaluation experiments should take 
into account architectural aspects. 
VI. CONCLUSIONS 
The experiments carried out in this study show that estimating 
TFET power benefits or energy savings simply from the 
reductions obtained in VDD with respect to nominal supply 
voltages in CMOS technologies can be misleading. The 
advantages of TFET devices depend heavily on required 
operating frequency, switching activity, logic depth and the 
minimum supply voltage that is practical for actual circuit 
applications. As in conventional CMOS technologies, a single 
device is not competitive in all application domains. 
Of the five TFET technologies analyzed, two were identified 
as competitive devices in two different application fields. 
NDHETE,1 is suitable for applications in which static power 
dominates (very low frequency-switching activity products), 
but has severe speed limitations. It offers significant 
advantages in power and energy with respect to CMOS, even 
with regard to LP devices in this domain. PSUHETE was seen to 
be greatly advantageous in terms of power and energy in a 
given frequency range, the exact position of which depends on 
logic depth and switching activity. In addition, we have found 
that only the two most promising transistors in terms of speed 
(PENHETE and NDHETE,2) exhibit I60 in the 1‐10μA/μm range, 
identified in [25] as the required range to be competitive with 
CMOS. For these devices, power-related advantages are 
associated with lower required supply voltages than those 
applicable in CMOS, to fulfill with the constraint on path 
delay imposed by working frequency. This suggests the 
existence of limitations in benchmarking experiments in which 
identical CMOS and TFET circuits are evaluated and 
compared. The adoption of architectural solutions involving 
path delay constraints capable of fully exploiting TFETs 
distinctive speed versus supply voltage behavior can make 
TFET logic circuits competitive up to higher frequencies, 
increasing their power (energy) efficiency. 
Circuit-level evaluation using an 8-bit RCA showed that 
TFET implementations using NDHETE,1 for low frequencies 
and PSUHETE for larger frequencies have power (energy) 
consumption values between 3% and 8% of the best values 
obtained with CMOS. Although CMOS RCAs achieve higher 
operating frequencies, our results suggest that architectural 
techniques like pipelining or parallelization could be applied 
to TFET designs to enable them to operate at those higher 
frequencies without losing their power and energy advantages. 
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